Kingbokep.v Now

KingBokep.v is a Verilog module that implements a pipelined RISC-V-compatible processor core (RV32I subset) with a five-stage pipeline (IF, ID, EX, MEM, WB). It targets FPGA deployment, supports basic control/status handling, and includes a small interrupt/exception framework, branch prediction (single-bit per-entry), and a simple Harvard-style memory interface for instruction/data.